	Application No.	Applicant(s)	
	10/724 206	AGARWAL ET AL.	
Notice of Allowability	10/724,296 Examiner	Art Unit	
	Brian Young	2819	
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.31 1. This communication is responsive to the application filed	ears on the cover sheet was (OR REMAINS) CLOSED is or other appropriate commander of the command of the cover of	ith the correspondence address n this application. If not included unication will be mailed in due course. THI	
	<u>11720/00</u> .		
2. The allowed claim(s) is/are <u>1-8</u> .			
3. \boxtimes The drawings filed on <u>28 November 2003</u> are accepted by	the Examiner.		
 4. Acknowledgment is made of a claim for foreign priority u a) All b) Some* c) None of the: 1. Certified copies of the priority documents hav 2. Certified copies of the priority documents hav 3. Copies of the certified copies of the priority documents hav International Bureau (PCT Rule 17.2(a)). * Certified copies not received: 	e been received. e been received in Applicati	on No	e
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDON! THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		e a reply complying with the requirements	
5. A SUBSTITUTE OATH OR DECLARATION must be subminformal PATENT APPLICATION (PTO-152) which give			
6. CORRECTED DRAWINGS (as "replacement sheets") mu	st be submitted.		
(a) including changes required by the Notice of Draftsper	son's Patent Drawing Revie	w (PTO-948) attached	
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date	_•		
(b) including changes required by the attached Examiner Paper No./Mail Date	's Amendment / Comment o	r in the Office action of	
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in			
7. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT			
Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/Paper No./Mail Date 14/28/03) るんぴ 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. ☐ Interview S Paper No 08), 7. ☐ Examiner's	nformal Patent Application (PTO-152) summary (PTO-413), /Mail Date Amendment/Comment Statement of Reasons for Allowance	

Notice of Allowability

Application/Control Number: 10/724,296

Art Unit: 2819

1. Claims 1-8 are allowed.

2. The following is an examiner's statement of reasons for allowance: a low-jitter clock distribution circuit, used in an integrated circuit having multiple analog-to-digital converters (ADCs), including a plurality of cascaded inverters, each inverter including an upper P-channel transistor connected to a lower N- channel transistor wherein the ratio Wp/Wn of the widths of the P-channel and N-channel transistors in each inverter is equal to substantially the square root of the ratio Un/up of the majority carrier mobilities of the N-channel and P-channel transistors as determined by the semiconductor fabrication process, has not been shown in the prior art.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Eklof disclose a direct digital synthesis (DDS) clock generation circuit (100), which produces a digital clock signal having low phase jitter. A N/M digital divider circuit (103) produces an output signal having a frequency of N/M times an input clock frequency. The N/M digital divider (103) generates a control signal that is used to alternately charge and discharge a capacitor (122) through a current source (118) and a current sink (116) to produce a linear sawtooth waveform having rising and falling rates

Art Unit: 2819

which are proportional to the N and M-N values, respectively. A voltage sensor and current controller (120) automatically adjust the current sink (116) and current source (188) to maintain waveform amplitude at a relatively constant magnitude and average DC level. A voltage comparator (126) compares the instantaneous voltage on the capacitor (122) to a bias voltage and produces the digital clock signal having low phase jitter without the use of a sine look-up table, a digital-to-analog converter, or an analog filter.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian Young whose telephone number is 571-272-1816. The examiner can normally be reached on Mon-Fri 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mike Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Primary Examiner

Art Uhit 2819